APDs (avalanche photodiodes) or APDs, are common components in laser-based fiber-optic systems for converting optical data into electrical form. The bias voltage and current measurement requirements constitute a significant design challenge, and common circuit approaches do not meet APD signal-conditioning requirements. More sophisticated techniques are necessary, particularly with any additional performance requirements for high-accuracy, low-noise, and digital outputs.

The usual APD package includes a signal-conditioning amplifier in a small module (Figure 1). The APD module contains the APD and a transimpedance (current-to-voltage) amplifier. An optical port permits interfacing fiber-optic cable to the APD's photosensitive portion. The module's compact construction facilitates a direct, low-loss connection between the APD and the amplifier, which is necessary because of the extremely high-speed data rates involved.

The receiver module needs support circuitry. The APD requires a relatively high voltage bias—typically, 20 to 90V—to operate. The bias supply's programming port sets this voltage. This programming voltage may also include corrections for the APD's temperature-dependent response. Additionally, it is desirable to monitor the APD's average current, which indicates optical signal strength. Feedback techniques can combine this information to maintain optical-signal strength at an optimal level. The feedback loop's operating characteristics can also determine whether deleterious degradation of optical components has occurred, permitting the circuit to take corrective measures. APD current is typically 100 nA to 1 mA, a dynamic range of 10,000 to 1. This measurement, which requires accuracy of at least 1%, normally must occur in the APD's "high side," which complicates the circuit design. This restriction applies because the APD's anode is committed to the receiver amplifier's summing point.

The APD module, an expensive and electrically delicate device, requires protection from damage under all conditions. The support circuitry must never produce spurious outputs, which could destroy the APD module. You must devote particular attention to the bias supply's dynamic response under programming and power-up and -down conditions. Finally, it is desirable to power the support circuitry from a single 5V rail.
Simple current monitors have problems

Straightforward approaches attempt to address the current-monitor problem ([Figure 2](#)). An instrumentation amplifier powered by a separate 35V rail measures current across the 1-kΩ shunt resistor ([Figure 2a](#)). A similar circuit derives its power supply from the APD bias line ([Figure 2b](#)). Although both approaches function, they do not meet APD current-sensing requirements. APD bias voltages can reach 90V, exceeding the amplifier's supply and common-mode-voltage limits. Additionally, the measurement's wide dynamic range requires the single-rail-powered amplifier to swing within 100 µV of zero, which is impractical. Finally, it is desirable for the amplifiers to operate from a single, low-voltage rail.

An alternative circuit divides down the high common-mode current-shunt voltage, theoretically permitting the 5V-powered amplifier to extract the current measurement over a 20 to 90V APD bias range ([Figure 3](#)). In practice, this arrangement introduces prohibitive errors, primarily because the circuit also divides down the desired signal. The current-measurement information is buried in the divider resistor's tolerance, even with 0.01% components. The circuit cannot achieve the desired 1% accuracy over a 100-nA to 1-mA range. Finally, although the amplifier operates from a single 5V supply, it cannot swing all the way to zero.

AC-carrier-modulation techniques help to meet APD current-monitor requirements ([Figure 4](#)). This circuit features 0.4% accuracy over the sensed current range, runs from a 5V supply, and has the high-noise-rejection characteristics of carrier-based "lock-in" measurements. Such measurements modulate the desired signal on a carrier, effecting narrowband amplification with extremely high out-of-band rejection.

An internal oscillator clocks the LTC1043 switch array. Oscillator frequency, set by the 0.56-µF capacitor at pin 16, is approximately 150 Hz. S1 clocking biases Q1 via level shifter Q2. Q1 chops the dc voltage across the 1-kΩ current shunt, modulating it into a differential square wave signal, which feeds instrumentation-amplifier IC1 through 0.2-µF ac coupling capacitors. IC1’s single-ended output biases demodulator S2, which presents a dc output to buffer amplifier IC2. IC2’s output is the circuit output.

Switch S3 clocks a negative-output charge pump that supplies the amplifier’s V– pins, permitting output swing to 0V and below. The 100-kΩ resistors at Q3 minimize its on-resistance error contribution and prevent destructive potentials from reaching IC1 (and the 5V rail) if either 0.2-µF capacitor fails. IC2’s gain of 1.1 corrects for the slight attenuation introduced by IC1’s input resistors. In practice, it may be desirable to derive the APD bias voltage regulator's feedback signal from the indicated point, eliminating the 1-kΩ shunt resistor’s voltage drop (see sidebar "Low-error feedback-signal-derivation techniques"). Verifying accuracy involves loading the APD bias line with 100 nA to 1 mA and noting output agreement. Appropriate high-value load resistors, perhaps augmented with a monitoring current meter, are available from Victoreen ([www.ohmite.com/victoreen/](http://www.ohmite.com/victoreen/)) and other suppliers. Tight resistor tolerance, although convenient, is not strictly necessary because the current-meter indication sets the output target value.

A dc-coupled current monitor is simple but pulls more current from the APD bias supply ([Figure 5](#)). IC1 floats, powered by the APD bias rail. The 15V zener diode and current source, Q2, ensure that IC1 never is exposed to destructive voltages. The 1-kΩ current shunt’s voltage drop sets IC1’s positive input potential. Feedback via Q1 to the negative input balances the inputs of IC1. As such, Q1’s source voltage equals IC1’s positive input voltage, and its drain current sets the voltage across its source resistor. Q1’s drain current produces a voltage drop across the ground-referred 1-kΩ resistor identical to the drop across the 1-kΩ current shunt and, hence, the APD current. This relationship
holds across the 20 to 90V APD bias-voltage range. The 5.6V zener diode assures IC₁'s inputs are always within their common-mode operating range, and the 10-MΩ resistor maintains adequate zener current when APD current is at very low levels.

Two output options are possible. IC₂, a chopper-stabilized amplifier, provides an analog output. Its output can swing to zero or lower because its V– pin is supplied with a negative voltage. To generate this potential, IC₂’s internal clock activates a charge pump, which in turn biases IC₂’s V– pin. (Circuit veterans exercise extreme wariness when they confront this type of bootstrapped biasing scheme [Reference 1].)

A second output option substitutes an A/D converter, providing a serial-format digital output. This option requires no V– supply because, the LTC2400 ADC converts inputs to—and slightly lower than 0V.

Resistors at strategic locations prevent destructive failures. The 51-kΩ unit protects IC₁ if the APD bias line shorts to ground. The 10-kΩ resistor limits current to a safe value if Q₁ fails, and the 100-kΩ resistor serves a similar purpose if Q₂ malfunctions. As in Figure 4, the circuit can take APD voltage-regulator feedback at the current shunt's output to maintain optimal regulation (see sidebar "Low-error feedback-signal-derivation techniques"). This circuit requires no trimming and maintains 0.5% accuracy. It does, however, pull current approximately equal to the current delivered to the APD, in addition to Q₂’s collector current. This current can be an issue if the APD bias supply has restricted current capability.

All these examples are current monitors. The circuit in Figure 6a, which Linear Technology application engineer Michael Negrete developed is a high-voltage APD bias supply [Reference 2]. The LT1930A switching regulator and L₁ form a flyback-based boost stage. The flyback events pump a diode-capacitor network tripler, producing a high-voltage dc output. Feedback from the output via the R₁-R₂ combination stabilizes the regulator's operating point. D₆ and D₇ protect the switch and feedback pins, respectively, from parasitic negative excursions, and the 10Ω resistors prevent excessive switch current. C₈ and C₉, series-connected for high-voltage capability, minimize output noise. A 0 to 4.5V programming voltage results in a corresponding 90 to 30V output with 3% accuracy and approximately 2 mA of current capacity.

Circuit output noise is quite low (Figure 6). With 500 μA loading at V_out=50V, the ripple and harmonic residue in a 10-MHz bandwidth is approximately 200 μV. This noise level is adequate for most APD receivers.

**Add a current monitor**

Figure 7, named the Martin configuration for work by Alan Martin, an application engineer at Linear Technology, combines the previous circuit with Figure 5’s current monitor, providing a complete APD signal conditioner. The programmable APD bias supply is as before, except that feedback comes via IC₂. IC₂, sensing after the 1-kΩ current shunt, isolates the R₁-R₂ path loading, preventing loading from influencing the shunt's voltage drop. IC₂'s action also ensures tight output regulation, despite the current shunt's presence (see sidebar "Low-error feedback-signal-derivation techniques").

The current monitor borrowed from Figure 5 measures across the 1-kΩ current shunt, presenting its output in Q₁'s drain line. The output has an output impedance of approximately 1-kΩ, but you can also use one of Figure 5’s output options.

When considering circuit operation, note that the charge pump's high-voltage output powers both amplifiers, and the circuit returns its V– pins to the "2/3 V_out" point. This biasing permits the
amplifiers to process high-voltage signals, although the voltage across them never exceeds 30V.

Another complete APD bias supply and current monitor uses techniques that differ from the previous example's (Figure 8a). Advantages include 0.25% bias voltage and current-monitoring accuracy, compactness, and fewer high-voltage components for greater reliability. The LT1946 switching regulator and T₁ form a flyback-type boost configuration. T₁’s turn ratio provides voltage gain, and the diode and capacitor in T₁’s secondary winding rectify and smooth the high-voltage flyback events to dc. The circuit divides down this dc potential and feeds the resultant signal back to IC₁. IC₁ compares this signal with the APD-bias programming input and sets the LT1946’s operating point, closing a control loop. A local roll-off at IC₁ and a lead network across the 10-MΩ feedback resistor furnish loop compensation. This loop establishes and maintains the APD bias output in accordance with the programming input’s value. IC₃, active at $V_{SUPPLY}=1.2\,V$, prevents output overshoot at power turn-on by grounding the programming input command while forcing IC₁’s output low. This action shuts off the switching regulator, which then stops producing a high voltage. When turn-on power reaches approximately 4V, IC₁ changes state, and IC₁’s positive input ramps to the programming voltage. The switching regulator's output follows this turn-on profile, and no overshoot occurs. The LT1004 clamps spurious programming inputs beyond 2.5V, preventing excessive high-voltage outputs. Optional circuitry allows input clamping at any desired voltage (see sidebar "APD-protection circuits").

The circuit’s current-monitor portion takes full advantage of T₁’s floating secondary. Here, the 1-kΩ current shunt resides in T₁’s secondary return path (Pin 3), eliminating the high common-mode voltages that the previous "high-side"-sensed examples encountered. Circuit ground is at the shunt’s uncommitted terminal, meaning that Pin 3 of T₁ undergoes increasing negative excursions with greater APD current. Inverter IC₂ converts the shunt’s negative voltage to a buffered positive output. IC₂’s gain, which the circuit scales 1% above unity, compensates for the input resistor’s shunt-loading error. The circuit facilitates a voltage swing to zero by returning IC₂’s V– pin to a small negative potential derived from the LT1946’s $V_{SW}$ pin switching. A compensatory current from the APD bias-programming input prevents the 10-MΩ/287-kΩ divider’s current-loading error from appearing in IC₂’s output. The circuit scales this compensating current, arriving at IC₂ via the 100-kΩ/3.65-kΩ/1-MΩ resistor network, to precisely balance out the shunt's output portion due to the 10-MΩ/287-kΩ path's loading error (see sidebar "Low-error feedback signal derivation techniques").

Output noise for this circuit is approximately 1 mV p-p in a 10-MHz bandwidth (Figure 8b). This noise level is characteristic of flyback regulators and somewhat higher than Figure 7’s charge-pump-based arrangement. This noise is still acceptable for most APD receivers, although special switching-regulator techniques can considerably reduce this figure.

You can borrow from Figure 8’s flyback technique to form a simple, small-area APD bias supply (Figure 9a). This circuit provides only the bias supply and deletes Figure 8a’s current-monitor function. Additionally, a two-terminal inductor replaces Figure 8a’s transformer. The circuit is a basic-inductor flyback boost regulator with a single important deviation. Q₁, a high-voltage device, sits between the LT1946 switching regulator and the inductor, which permits the regulator to control Q₁’s high-voltage switching without undergoing high-voltage stress. Q₁, operating as a cascode with the LT1946’s internal switch, withstands L₁’s high-voltage flyback events (Reference 3). The diodes associated with the source terminal of Q₁ clamp L₁-originated spikes arriving via Q₁’s junction capacitance. The circuit rectifies and filters the high voltage to dc, forming the circuit’s output. Feedback to the regulator stabilizes the output, which you can vary by appropriate biasing at the $V_{PROGRAM}$ input. Components at the LT1946’s $V_C$ pin compensate the loop. Over a 20 to 90V-output range, the circuit remains within 2% of the $V_{PROGRAM}$ input’s dictated output voltage. Switching-related output noise is approximately 1.3 mV p-p in a 10-MHz bandwidth (Figure 9b).
Some APD-receiver applications require extremely low noise in an extended bandwidth. An APD bias supply can use special switching regulator techniques to achieve 200-µV noise in a 100-MHz bandwidth (Figure 10a). The LT1533 is a "push-pull" output-switching regulator with controllable switch-transition times. Slower switch transitions notably reduce output harmonic content, or "noise." Noise contains no regularly occurring or coherent components. As such, switching-regulator output noise is a misnomer. Unfortunately, undesired switching-related components in the regulated output are almost always called noise. Accordingly, although technically incorrect, this article refers to all undesired output signals as "noise" (Reference 4).

Resistors at the R_{CSL} and R_{VSL} pins control the switch current and voltage-transition times, respectively. In all other respects, the circuit behaves as a classical push-pull, transformer-based, step-up converter. The V_{PROGRAM} input biases a feedback loop, setting the output at 20 to 90V.

The controlled transition times result in a dramatic decrease in output noise (Figure 10b). The ripple and switching-related residue of 200 µV in a 100-MHz bandwidth is much less than that of conventional regulators, meeting the most stringent noise requirements.

You can build on the previous circuit’s performance to form a complete, high-performance APD-signal conditioner (Figure 11). The bias supply is identical to Figure 10a’s low-noise example, with the addition of the IC\textsubscript{1}-based feedback buffer. This stage, similar to the one in Figure 7, isolates the regulator’s feedback-path current from the 1-kΩ shunt, preserving current-monitor accuracy. IC\textsubscript{1}’s zener-current source-power biasing scheme permits this amplifier to process high-voltage signals even though it is a low-voltage device (see sidebar "Low-error feedback-signal-derivation techniques"). You can select the current monitor for this circuit, which the schematic shows in block form, from many circuits, depending on requirements.

Some APD current-monitor applications call for high accuracy and stability. An unusual optical-switching-based approach achieves 0.02% accuracy over a sensed range of 100 nA to 1 mA (Figure 12a). This scheme measures shunt current by switching a capacitor using switches S\textsubscript{1A} and S\textsubscript{1B} across the shunt ("ACQUIRE"). After a time, the capacitor charges to the voltage across the shunt. S\textsubscript{1A} and S\textsubscript{1B} open, and S\textsubscript{2A} and S\textsubscript{2B} close ("READ"). This action grounds one capacitor plate, and the capacitor discharges into the grounded 1-µF unit at S\textsubscript{2B}. This switching cycle continuously repeats, resulting in IC\textsubscript{1}’s ground-referred positive input, assuming that the same voltage that is across the floating 1-kΩ shunt. The specified LED-driven MOSFET switches have no junction potentials, and the optical drive contributes no charge-injection error. A nonoverlapping clock prevents simultaneous conduction in S\textsubscript{1} and S\textsubscript{2}, which would result in charge loss, causing errors and possible circuit damage. The 5.1V zener diode prevents switched-capacitor failure if the bias output shorts to ground.

IC\textsubscript{1}, a chopper-stabilized amplifier, has a clock output. After level-shifting and buffering by Q\textsubscript{3}, this clock drives a logic-divider chain. The first flip-flop activates a charge pump, pulling IC\textsubscript{1}’s V– pin negative, which permits amplifier swing to and below 0V. This scheme is a variant of the one in Figure 5. The divider chain terminates into a logic network. This network provides phase-opposed charging of the 0.02-µF capacitors (traces A and B in Figure 12b). The circuit arranges the gating associated with these capacitors, so the logic provides nonoverlapping, complementary biasing to Q\textsubscript{1} and Q\textsubscript{2}. These transistors supply this nonoverlapping drive to the S\textsubscript{1} and S\textsubscript{2} actuating LEDs (traces C and D).

The extremely small parasitic-error terms in the LED-driven MOSFET switches result in nearly theoretical circuit performance. However, S\textsubscript{1A}’s high-voltage switching, which pumps S\textsubscript{2B}’s 3- to 4-pF junction capacitance, causes residual error of approximately 0.1%. This error results in the transfer of a slight quantity of unwanted charge to the 1-µF capacitor at S\textsubscript{2B}. The amount of transferred charge varies with the APD bias voltage (20 to 90V) and, to a lesser extent, the varactorlike response.
of $S_{2b}$'s off-state capacitance. The feedforward of dc components to IC$_1$'s negative input and ac feedforward from Q$_1$'s gate to $S_{2b}$ partially cancels these terms. The corrections compensate error by a factor of five, resulting in 0.02% accuracy.

Optical-switch failure could expose IC$_1$ to high voltage, destroying it and possibly presenting destructive voltages to the 5V rail. The 47-kΩ resistors in IC$_1$'s positive input prevent this unwelcome state of affairs.

**Add digital outputs**

You can modify many of these circuit types to have digital outputs. An optically based current monitor with a digital output (Figure 13) is essentially identical to Figure 12a with two significant differences. In this case, the LTC2431 A/D converter supplies a digital output. The converter's differential inputs allow the same feedforward-based error correction as in the previous example. The divider-chain countdown ratio is different to accommodate a higher speed clock, which the LTC1799 oscillator supplies. This higher speed clock, which times the converter's operation, centers the ADC's internal notch filter at the optical switches' commutation frequencies to maximize rejection. The LTC2431's internal digital filter's first null occurs at $1/2560$ of the frequency at the $F_0$ pin. (See the data sheet for more details.)

This circuit's 0.09% accuracy does not equal the previous analog output's version because of the LT1460 reference's 0.075% tolerance, which you cannot trim. You can adjust the circuit to 0.02% accuracy by trimming the 1-kΩ shunt so that the measured output current directly corresponds to the A/D output.

The current-monitor in Figure 13 furnishes a digital output from a ground-referenced A/D converter fed from analog level-shifting stages. Alternatively, Figure 14 directly digitizes shunt current by floating the converter in the APD bias line. The circuit level-shifts the A/D output in the digital domain, presenting ground-referred digital data. This simple approach is attractive, although the available APD bias supply must supply approximately 3 mA to the A/D converter and its attendant circuitry.

The LTC2410 and its LT1029 reference receive power directly from the high-voltage APD bias-supply input. Current sink Q$_3$ and the LT1029 bias the LTC2410 V- pin, maintaining 5V across the converter over the 20 to 90V bias-rail range. The converter's differential inputs measure across the 1-kΩ current shunt. Resistors and a zener-diode clamp protect the converter from excessive voltages if the APD bias line shorts to ground. The digital outputs, floating at high voltage, drive level-shift circuits that provide ground-referenced data. The schematic shows one of the two identical stages and another in conceptual form. The design of the level-shift stage provides for low-quiescent and dynamic current consumption and maintains data fidelity. This type of design is necessary to minimize current drain from the APD bias supply and to avoid modulating the supply with transient loading artifacts. High-voltage common-emitter Q$_1$ sources current to Q$_2$, which provides a ground-referred, logic-compatible output. Capacitive feedforward maintains data-edge speed and minimizes standing current requirements.

This circuit's 0.25% untrimmed accuracy is due to shunt and LT1029 tolerances. Trimming the LT1029 permits higher accuracy of 0.05% (see data sheet).

Figure 15 also floats an A/D converter across the shunt and includes an APD bias supply. The LT1946 switching regulator and Q$_1$, operating in nearly identical fashion to Figure 9a's circuit, generate the bias supply. The primary difference is that a transformer replaces Figure 9a's inductor. The transformer's primary winding furnishes high-voltage step-up, similar to the one in Figure 9a.
The floating secondary drives an isolated LT1120-based 3.75V regulator. This floating regulator's output, stacked on top of the APD bias line, powers the LTC2400 ADC. The isolated 3.75V supply permits the A/D converter to measure across the 1-kΩ shunt without pulling operating power from the APD supply. Resistive current limiting and the 5.1V zener diode protect the converter from high voltage if the APD bias output shorts to ground. Low-power optoisolators provide ground-referred digital output and eliminate floating-supply "starve-out" due to cross-regulation interaction with the APD-regulation loop. Specifically, low-power APD bias outputs could result in insufficient transformer flux to furnish the floating supply's loading requirements. Common optoisolators require significant current, mandating the specified low-power types. The previous circuit's discrete level-shift stage would draw even less power, but the optoisolators are simple and adequate.

The LT1120 2.5V reference and 1-kΩ shunt tolerances dictate 2% circuit accuracy. If you use the tighter tolerance components noted in the schematic, 0.1% accuracy is practical.

Click here for a table that summarizes all of the previous circuits. The chart reviews salient features, but such brevity breeds oversimplification. No substitute exists for a thorough investigation of any application's requirements.

References

1. Williams, J, "Bootstrapping allows single-rail op amp to provide 0V output," EDN, Feb 6, 2003, pg 92.