LTC Design Note: Uncompromised clocking solution for 16bit 2.5Gsps DAC

Clarence Mayott -January 30, 2017

Download Design Note 555 (PDF)

The LTC2000 16-bit 2.5Gsps DAC offers excellent AC performance. For many DAC applications, phase noise, noise spectral density (NSD), and spurious free dynamic range (SFDR) are critical to maximize the number of possible channels in a band without eroding the signal to noise ratio (SNR) in the band of interest. High speed DACs require a clean sample clock to achieve the best possible noise and spurious performance. Using the ultralow noise and spurious LTC6946 PLL synthesizer as a clock source for the LTC2000 maximizes system performance (Figure 1).

16-Bit High Speed DAC
The high spectral purity and low noise of the LTC2000 make it an excellent signal generator. Figure 2 highlights the excellent additive phase noise performance of the LTC2000 of –165dBc/Hz at 1MHz offset and –147dBc/Hz at 10kHz offset with a 65MHz output. For output frequencies up to 100MHz, the LTC2000 has NSD better than –166dBm/Hz and SFDR better than 76dB. For higher output frequencies up to 1GHz, the SFDR is more than 68dB and the NSD remains below –155dBm/Hz. Producing these results requires a clock with good noise, high spectral purity and excellent jitter performance.

Frequency Synthesizer as a Clock Source
The LTC6946 is an integer-N frequency synthesizer with integrated VCO that can produce signals from 370MHz up to 6.39GHz. It features excellent phase noise performance and very low spurious content, making it ideal to clock the LTC2000 at 2.5GHz. It can drive the LTC2000 directly without filtering to produce a spectrally pure low noise output.

The LTC2000 divides the clock frequency (fCLK) down to an output frequency (fOUT). This frequency division causes the phase noise of the clock to appear at the DAC output, attenuated by a factor of 20 • log(fCLK/ fOUT). The total phase noise at the DAC output will be a combination of the additive phase noise of the LTC2000 (Figure 2) and the attenuated phase noise of the LTC6946.

Wideband phase noise or jitter on the sample clock must be minimized to avoid degrading the NSD of the DAC output, and the low spurious content of the LTC6946 output is critical to maintain high SFDR at the output of the LTC2000.

The lower the phase noise, the closer signals generated by the LTC2000 can be spaced. This allows more information to be transmitted in a given bandwidth. With a lower phase noise floor, the total SNR of the system increases, which improves the integrity of the signal produced by the LTC2000.

The single-sideband phase noise of the LTC2000 clocked by the LTC6946 is shown in Figure 3. The LTC6946 works well with the LTC2000, producing a clean clock that maximizes the DAC’s performance. The combination of the LTC2000 and the LTC6946 offer phase noise and spurious performance comparable to the best signal generators.


LTC2000 - 16-/14-/11-Bit 2.5Gsps DACs

LTC6946 - Ultralow Noise and Spurious 0.37GHz to 6.39GHz Integer-N Synthesizer with Integrated VCO

For applications help, call (408) 432-1900

Linear Technology Design Note Library on EDN





Loading comments...

Write a Comment

To comment please Log In